Regviz

Espressif Systems /ESP32-C6 /APB_SARADC /INT_CLR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_CLR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C6/APB_SARADC/INT_CLR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (APB_SARADC_TSENS_INT_CLR)APB_SARADC_TSENS_INT_CLR 0 (APB_SARADC_THRES1_LOW_INT_CLR)APB_SARADC_THRES1_LOW_INT_CLR 0 (APB_SARADC_THRES0_LOW_INT_CLR)APB_SARADC_THRES0_LOW_INT_CLR 0 (APB_SARADC_THRES1_HIGH_INT_CLR)APB_SARADC_THRES1_HIGH_INT_CLR 0 (APB_SARADC_THRES0_HIGH_INT_CLR)APB_SARADC_THRES0_HIGH_INT_CLR 0 (APB_SARADC2_DONE_INT_CLR)APB_SARADC2_DONE_INT_CLR 0 (APB_SARADC1_DONE_INT_CLR)APB_SARADC1_DONE_INT_CLR

Description

digital saradc int register

Fields

APB_SARADC_TSENS_INT_CLR

saradc tsens interrupt clear
APB_SARADC_THRES1_LOW_INT_CLR

saradc thres1 low interrupt clear
APB_SARADC_THRES0_LOW_INT_CLR

saradc thres0 low interrupt clear
APB_SARADC_THRES1_HIGH_INT_CLR

saradc thres1 high interrupt clear
APB_SARADC_THRES0_HIGH_INT_CLR

saradc thres0 high interrupt clear
APB_SARADC2_DONE_INT_CLR

saradc2 done interrupt clear
APB_SARADC1_DONE_INT_CLR

saradc1 done interrupt clear

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data